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Abstract
Network flow interdiction analysis studies by how much the value of a maximum flow in a network
can be diminished by removing components of the network constrained to some budget. Although this
problem is strongly NP-complete on general networks, pseudo-polynomial algorithms were found for
planar networks with a single source and a single sink and without the possibility to remove vertices. In
this work we introduce pseudo-polynomial algorithms which overcome some of the restrictions of previous
methods. We propose a planarity-preserving transformation that allows to incorporate vertex removals
and vertex capacities in pseudo-polynomial interdiction algorithms for planar graphs. Additionally, a
pseudo-polynomial algorithm is introduced for the problem of determining the minimal interdiction budget
which is at least needed to make it impossible to satisfy the demand of all sink nodes, on planar networks
with multiple sources and sinks satisfying that the sum of the supplies at the source nodes equals the
sum of the demands at the sink nodes. Furthermore we show that the k-densest subgraph problem on
planar graphs can be reduced to a network flow interdiction problem on a planar graph with multiple
sources and sinks and polynomially bounded input numbers. However it is still not known if either of
these problems can be solved in polynomial time.
1 Introduction
In this paper we are interested in minimizing the maximum flow of a network by removing arcs and vertices
constrained to some interdiction budget. This problem is known as network interdiction or network flow
interdiction 1. One can either allow or disallow partial removal of arcs (removing half of an edge corresponds to
reduce its capacity to half of the original value). However the techniques and results seem not to substantially
differ on this issue. We are interested in the case without partial arc destruction.
The problem of finding the k most vital arcs of a flow network is a special case of the network interdiction
problem where k arcs have to be removed such that the maximum flow is reduced as much as possible.
Network interdiction and related problems appear in various areas such as drug interdiction [19], military
planning [8], protecting electric power grids against terrorist attacks [17] and hospital infection control [2].
The network interdiction problem was shown to be strongly NP-complete on general graphs and weakly
NP-complete when restricted to planar graphs [15, 19]. Different algorithms for finding exact solutions
were proposed ([8, 13, 16, 19]) which are mainly based on branch and bound procedures. In [3] a pseudo-
approximation was presented. Earlier work include [18].
However when dealing with planar graphs with a single source and sink it was shown that by using planar
duality, pseudo-polynomial algorithms for the network interdiction problem can be constructed when only
arc removal is allowed [15]. Two of the major drawbacks of these algorithms (apart from the fact that they
can only be applied on planar graphs) are the restrictions that only arc removals are allowed and that the
network must have exactly one source and one sink. Vertex removal can easily be formulated as edge removal
by a standard technique of doubling vertices and multiple sources and sink are generally handled by the
1The term network inhibition is also used.
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introduction of a supersource and supersink [1, 6]. However, these transformations destroy planarity and
make it impossible to profit from the currently known specialized interdiction algorithms for planar graphs.
In this work, we are interested in the development of pseudo-polynomial algorithms for planar graphs
which overcome some of the restrictions of previous methods. Inspired by algorithms presented in [10, 14], we
propose a planarity-preserving transformation that allows to incorporate vertex removals and vertex capacities
in pseudo-polynomial interdiction algorithms for planar graphs. Additionally, a pseudo-polynomial algorithm
is introduced for the problem of determining the minimal interdiction budget needed to make it impossible
to satisfy the demand of all sink nodes, on planar networks with multiple sources and sinks satisfying that
the sum of the supplies at the source nodes equals the sum of the demands at the sink nodes.
This problem is closely related to the problem of determining if a flow network is n − k secure, i.e. any
removal of k of its components does not infect the value of the maximum flow, and can be seen as a special
case of network interdiction.
It is not known if network interdiction on planar networks with multiple sources and sinks is a strongly
NP-complete problem. We show that the k-densest subgraph problem on planar graphs, a problem for which
neither a polynomial algorithm is known nor is it known if it is NP-complete, can be reduced to a planar
network interdiction problem with polynomially bounded numbers as input.
The paper is organized as follows. We begin by giving some definitions and notations in Section 2. In
Section 3, different known complexity results on network interdiction are stated and we show how the k-
densest subgraph problem on planar graphs can be reduced to a planar network interdiction problem with
small input numbers. Section 4 presents a simple extension of currently known algorithms for network
interdiction problems on undirected networks were only arc removals are allowed to the case of directed
networks. We present in Section 5 a pseudo-polynomial algorithm for network interdiction on planar s-t flow
networks allowing vertex interdiction. In Section 6 we present a pseudo-polynomial algorithm for a special
network flow interdiction problem with multiple sources and sinks.
2 Definitions and Notations
Let (V,E) be a directed graph where V is the set of vertices, E is the set of arcs and for every arc e ∈ E,
u(e) ∈ {0, 1, 2, . . . } denotes its capacity. Two special nodes s, t ∈ V, s 6= t designate the source node
respectively the sink node (the generalization to multiple sources and sinks is straightforward). We call the
network G = (V,E, u, s, t) a flow network. For V ′, V ′′ ⊂ V we denote by (V ′, V ′′) the set of all arcs from
V ′ to V ′′. Furthermore, for V ′ ⊂ V we denote by ω+(V ′) respectively ω−(V ′) the set of all arcs exiting V ′
respectively entering V ′, i.e., ω+(V ′) = (V ′, V \ V ′) and ω−(V ′) = (V \ V ′, V ′) 2. For any subset V ′ of V
we denote by [V ′, V \ V ′] the cut defined by V ′. The value of the cut [V ′, V \ V ′] is ∑e∈ω+(V ′) u(e). In the
more general setting when every arc e ∈ E has an additional lower bound l(e) on the capacity, the value of
the cut [V ′, V \ V ′] is defined by ν([V ′, V \ V ′]) = ∑e∈ω+(V ′) u(e) −∑e∈ω−(V ′) l(e) 3. A cut [V ′, V \ V ′] in
G is called elementary if the subgraph of G induced by V ′ is connected. For two distinct vertices s, t ∈ V , a
cut [V ′, V \ V ′] is called an s-t cut if s ∈ V ′, t 6∈ V ′.
A function f : E → R is called a flow in G (or simply flow if there is no danger of ambiguity) if it satisfies
the following constraints:
i) 0 ≤ f(e) ≤ u(e) ∀ e ∈ E
ii)
∑
e∈ω+(v) f(e)−
∑
e∈ω−(v) f(e) = 0 ∀ v ∈ V \ {s, t}
iii)
∑
e∈ω+(s) f(e)−
∑
e∈ω−(s) f(e) ≥ 0 .
For an s-t flow f we define its value ν(f) by
∑
e∈ω+(s) f(e) −
∑
e∈ω−(s) f(e). A maximum s-t flow is an s-t
flow f with maximum value. The value of a maximum s-t flow in a flow network G is denoted by νmax(G).
In the context of network interdiction, for every arc and node of the network p ∈ V ∪E an interdiction cost
c(p) ∈ {1, 2, 3, . . . } ∪ {∞} is associated (with c(s) = c(t) = ∞). The network G = (V,E, u, s, t, c) is called
an interdiction network. An interdiction network has unit interdiction costs if c(p) ∈ {1,∞} ∀ p ∈ V ∪ E.
2We also use the notation ω+G and ω
−
G to specify that we are working on the graph G.
3Sometimes the notation νG is used to specify the network.
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The network interdiction problem asks to find a set R ⊂ V ∪E respecting a given budget constraint c(R) :=∑
r∈R c(r) ≤ B (with B ∈ {0, 1, 2, . . . }), and among all these sets minimizing the value of a maximum s-t
flow on the graph G \ R, which is the subgraph of G obtained by removing the arcs and vertices contained
in R (when removing a vertex, all arcs adjacent to this vertex are removed too). The value of this minimum
maximum s-t flow corresponding to budget B is denoted by νmaxB (G) (we therefore have ν
max(G) = νmax0 (G)).
In this context a set R ⊂ V ∪E satisfying the budget constraint will be called an interdiction set. An optimal
interdiction set R minimizes the maximum s-t flow with respect to the given budget. Furthermore an optimal
interdiction set R is called minimum if its interdiction cost c(R) is minimum among all optimal interdiction
sets and it is called minimal when removing any arc from the interdiction set results in a non-optimal
interdiction set.
We define the network flow security problem to be the problem of finding the minimal budget necessary
to decrease the maximum flow by at least one unit, i.e., min{B ∈ {0, 1, 2, . . . } | νmaxB (G) < νmax(G)}.
The above definitions and problems can easily be extended to interdiction networks with multiple sources
and sinks with fixed supply/demand. In this case an interdiction network is given by G = (V,E, u, S, T, c, d)
where S, T ⊂ V with S ∩ T = ∅ are the set of sources respectively sinks and the function d : V → Z is the
demand/supply function and satisfies d(s) < 0 ∀ s ∈ S, d(t) > 0 ∀ t ∈ T and d(v) = 0 ∀ v ∈ V \ (S ∪ T ).
To simplify notations a circuit C in G will be represented by the set of arcs it contains. For further
graph-theoretical terms used in this paper and not further specified in this section we refer to [11].
3 Complexity
3.1 Previous results
We associate the following natural decision problems to the network interdiction problem respectively the
network flow security problem.
Problem 1 (Decision version of network interdiction problem). Given an interdiction network G, some
interdiction budget B ∈ {0, 1, 2, . . . } and a value K ∈ {0, 1, 2, . . . }, decide whether νmaxB (G) ≤ K?
Problem 2 (Decision version of network flow security). Given an interdiction network G and an interdiction
budget B ∈ {0, 1, 2, . . . }, decide whether νmaxB (G) < νmax(G)?
It is easy to observe that Problem 2 is a special case of Problem 1 by choosing K = νmax(G). Otherwise,
when working on a class of interdiction networks with a single source or sink, Problem 1 can be reduced to
Problem 2 by the following simple construction. Suppose we have a single source s (the case of a single sink
is analogue). We introduce a new vertex s′ which replaces s as source and add an unremovable arc from s′ to
s with capacity equal to K. Problem 2 on the modified interdiction network is then equivalent to Problem 1
on the initial interdiction network.
The following theorem was shown in [19] by reducing a maximum clique problem to Problem 1.
Theorem 1 ([19]). Problem 1 is strongly NP-complete even when the underlying interdiction network is
restricted to unit interdiction costs.
Furthermore there is a trivial reduction from the binary knapsack problem (see [7] for more information
on the binary knapsack problem) to an interdiction problem on a graph with only two vertices [19] implying
the following theorem.
Theorem 2 ([19]). Problem 1 is weakly NP-complete on planar graphs even when restricted to a single source
and sink.
A pseudo-polynomial algorithm for network interdiction problems on planar graphs with a single source
and sink [15] show that that this class of problems is not strongly NP-complete.
By the reducibility of Problem 1 to Problem 2, Theorem 1 and Theorem 2 apply also for Problem 2 when
working on interdiction networks with a single source or a single sink.
It is not known whether the class of interdiction problems on planar graphs with multiple sources and
sinks is strongly NP-complete. Furthermore, the direct reduction from Problem 1 to Problem 2 is not
possible anymore on this class of networks. We will introduce in Section 6 a pseudo-polynomial algorithm
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for Problem 2 on the class of planar interdiction networks with multiple sources and sinks and such that the
sum of the demands is equal to the sum of the supplies and equal to the maximum flow in the initial network.
This algorithm does not seem to generalize in a simple way to Problem 1.
3.2 Relation between planar network interdiction and the k-densest subgraph
problem in planar graphs
We will show that finding dense subgraphs of a given size on planar graphs can easily be modelled as a
planar network interdiction problem. The problem of finding a densest subgraphs of size k is often called the
k-densest subgraph problem or the k-clustering problem and is formally defined as follows.
Problem 3 (k-densest subgraph problem). Given an undirected graph G = (V,E), find a subgraph over k
vertices with a maximum number of edges.
Whereas Problem 3 is known to be NP-complete on a wide variety of graph classes [4], its complexity for
the class of planar graphs is still open. A slight modification of Problem 3 obtained by imposing that the
subgraph must be connected was shown to be NP-complete on planar graphs [9].
Theorem 3. The k-densest subgraph problem on planar graphs can be reduced in polynomial time to a
network interdiction problem on planar graphs.
Proof. Let G = (V,E) be a planar undirected graph. Consider the following planar interdiction network
G′ = (V ′, E′, u, S, T, c, d). The underlying graph (V ′, E′) is obtained from G by subdividing all edges, i.e., on
every edge e ∈ E, a new node ve is added. We thus obtain a bipartite planar graph where each edge has one
endpoint in V and the other one in the set of newly added vertices VE (V ′ = V ∪VE). By directing all edges
from V to VE , we get E′ (c.f. Figure 1). The sets containing the sources and sinks are defined as follows
S = V , T = VE , all arcs have unit capacity u(e) = 1 ∀ e ∈ E′, sources have infinite supply d(s) =∞ ∀ s ∈ S
and every sink has unit demand d(t) = 1 ∀ t ∈ T . Furthermore all arcs and all vertices of VE are unremovable
(they have an interdiction cost of ∞) and the vertices in V have an interdiction cost equal to one.
For some fixed budget B ∈ {0, 1, 2 . . . }, an optimal interdiction set G′ corresponds exactly to the vertices
of a B-densest subgraph in G because of the following observation. For some interdiction set R, the decrease
of flow by removing the components in R corresponds to the number of sinks for which both neighbors are
in R. This corresponds to the number of edges in G that have both endpoints in R.
4 Planar duality and current pseudo-polynomial algorithms
Planarity is a very helpful property when dealing with interdiction problems as the problem seems to have
a simpler form when restated on the planar dual of the original interdiction network. We first introduce the
planar dual of an interdiction network, which can be seen as a generalization of the classical planar dual. In
a second step we propose a pseudo-polynomial algorithm for planar network interdiction with a single source
and a single sink and without vertex removals. This algorithm is a direct generalization of an algorithm
introduced in [15], which was designed only for undirected networks 4. The extensions we propose in the
following sections will overcome some restrictions of this algorithm.
4.1 Planar duality for interdiction networks
The classical planar dual5 of a directed graph is constructed on the base of a planar embedding by placing
a vertex in each face of the original graph and connecting two vertices by an arc if they correspond to faces
in the original graph sharing an arc. This gives a natural one-to-one correspondence between arcs in the
original graph and arcs in the dual graph (dual arcs) as well as faces in the original graph and vertices in the
dual graph, and vice versa. By convention, the dual arcs are oriented such that they cross the corresponding
original arcs from right to left. See [12] for more details.
4Furthermore the algorithm we present does not allow partial arc removals whereas the algorithm presented in [15] did allow it.
This makes no real difference as the technique applies easily to both cases.
5It is also called geometric dual or simply dual.
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Figure 1: Topology of the auxiliary graph (V ′, E′) used for proofing Theorem 3.
For our purposes we extend the notion of planar duality on networks with lower and upper capacities on
the arcs and interdiction costs on the arcs. Let G = (V,E, l, u, c) be a directed planar network where for
every arc e ∈ E, l(e), u(e), c(e) ∈ {0, 1, 2, . . . } correspond to the lower capacity bound, upper capacity bound
and interdiction cost of arc e (where l(e) ≤ u(e) ∀ e ∈ E). We define the dual G∗ = (V ∗, E∗, λ∗, c∗) of the
network G in the following way. The graph (V ∗, E∗) is the planar dual in the classical sense of the graph
(V,E) with the single difference that for every arc in the dual we added a reverse arc. For every arc e ∈ E we
denote by eD the corresponding dual arc (as in the classical sense) and by eDR its reverse arc (cf. Figure 2).
The function λ∗ : E∗ → Z is an integral length function in the network G∗, defined by λ∗(eD) = u(e) and
λ∗(eDR ) = −l(e) ∀ e ∈ E. The cost function c∗ is defined by c∗(eD) = c(e), c∗(eDR ) = 0 ∀ e ∈ E.
For every cut [V ′, V \ V ′] in the original network we denote its corresponding dual arcs by C∗(V ′) =
{eD ∈ E∗ | e ∈ (V ′, V \ V ′)} ∪ {eDR ∈ E∗ | e ∈ (V \ V ′, V ′)}. Note that the set C∗(V ′) is a set of edge-
disjoint, counterclockwise non-overlapping circuits in (V ∗, E∗), where non-overlapping is defined as follows.
Let C∗1 , C∗2 be two circuits in G∗ and V1, V2 ⊂ V be the vertices in V surrounded in counterclockwise sense
by C∗1 respectively C∗2 . We say that C∗1 , C∗2 do not overlap if V1 ∩ V2 = ∅. The following proposition highlights
the correspondence of minimal cuts in the network G and sets of non-overlapping, edge-disjoint circuits in
its dual G∗.
Proposition 1. The function that associates with every cut [V ′, V \V ′] its corresponding dual arcs C∗(V ′) is
a one-to-one mapping between cuts in G and sets of non-overlapping, edge-disjoint, counterclockwise circuits
in G∗. Furthermore, the value of a cut in G is equal to the sum of the lengths of the corresponding dual arcs
in GD, i.e., for any subset V ′ ⊂ V , we have
ν([V ′, V \ V ′]) =
∑
e∗∈C∗(V ′)
λ∗(e∗) .
Proof. The one-to-one property follows easily by observing that for any set C∗0 of non-overlapping, edge-
disjoint, counterclockwise circuits, the set V ′ of all vertices being surrounded in counterclockwise sense by
one of the circuits in C∗0 satisfies C∗(V ′) = C∗0 . The equality between the value of a cut in G and the sum of
the lengths of the corresponding dual arcs follows directly from the definition of λ∗.
Proposition 1 implies that for every minimal cut in G, there exists a corresponding circuit in the dual G∗
with length equal to the value of the cut. In particular, when working on a flow network G = (V,E, l, u, s, t)
with a single source s and a single sink t, every minimal s-t cut in G corresponds to a counterclockwise
circuit around s with t separated from s by the circuit and with length equal to the value of the cut. We call
circuits that separate s and t in such a way s-t separating counterclockwise circuits. In the following we see
how this correspondence can be exploited for solving network interdiction problems on planar graphs with a
single source and a single sink.
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Figure 2: Example dual graph (V ∗, E∗) drawn over the given original graph
(V,E).
4.2 A pseudo-polynomial algorithm for single source, single sink network inter-
diction on planar graphs without vertex removal
We now construct a pseudo-polynomial algorithm for solving the network interdiction problem on planar
directed graphs with a single source s and a single sink t and without vertex removal, which is a direct
generalization of an algorithm presented in [15] (that only worked for undirected graphs). This algorithm
nicely illustrates the techniques currently used for creating pseudo-polynomial network interdiction algorithms
on planar graphs. Given is an interdiction network G = (V,E, u, s, t, c) with unremovable vertices, i.e.,
c(r) =∞ ∀ r ∈ V , and interdiction budget B. For every interdiction set R ⊂ E we fix a minimum s-t cut in
G \R that we denote by [VR, V \ VR]. We therefore have νmax(G \R) = ν([VR, V \ VR])−
∑
e∈R∩ω+(VR) c(e).
Note that an optimal, minimal interdiction set R always satisfies R ⊂ ω+(VR), as otherwise the interdiction
set R′ = R ∩ ω+(VR) would reduce the maximum flow by the same value as R and has lower interdiction
cost. The reduced value of an s-t cut C (with respect to the budget B) is defined as the minimum value of C
in G \R over all interdiction sets R and is denoted by νB(C). Note that the problem to find for some given
s-t cut C an interdiction set R that minimizes the value of C in G \R is a binary knapsack problem.
The main idea of the algorithm is to find an optimal, minimum interdiction set R by finding a corresponding
s-t cut with minimal reduced value. This is done by translating the problem into the dual. For any set of
edges U∗ ⊂ E∗, we define its reduced length (with respect to B) by λ∗B(U∗) = min{
∑
e∗∈U∗\X∗ λ
∗(e∗) |
X∗ ⊂ U∗,∑e∗∈X∗ c∗(e∗) ≤ B}. Similarly for a walk W ∗ in G∗ going along the arcs (e∗1, e∗2, . . . , e∗k), we define
λ∗B(W
∗) = min{∑i∈{1,2,...,k}\I λ∗(e∗i ) | I ⊂ {1, 2, . . . , k},∑i∈I c∗(e∗) ≤ B}. By the correspondence between
s-t cuts in G and s-t separating counterclockwise circuits in G∗ as highlighted in Section 4.1, we have that
the problem of finding an s-t cut in G with minimal reduced value is equivalent to finding an s-t separating
counterclockwise circuit with minimal reduced length in the dual. Such circuits can be described in the
following way. Let P be any path in the graph G from vertex s to vertex t, we define PD = {eD ∈ E∗ | e ∈ P}
and PDR = {eDR ∈ E∗ | e ∈ P}. For any set of edges U∗ ⊂ E∗ we define its parity with respect to P by
pP (U∗) = |U∗ ∩PD| − |U∗ ∩PDR |. By a result of [14] we have that for every circuit C∗ in G∗, two consecutive
crossings on P alternate between left-right crossing and right-left ones. This implies that every circuit C∗
in G satisfies pP (C∗) ∈ {−1, 0, 1}. Another implication is that a circuit C∗ in G∗ has the properties to be
counterclockwise s-t separating if and only if pP (C∗) = 1.
We therefore have to solve the following problem.
Problem 4.
argmin{λ∗B(C∗) | C∗circuit in G∗with pP (C∗) = 1}
Consider the following relaxation of Problem 4.
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Problem 5.
argmin{λ∗B(W ∗) |W ∗closed walk in G∗with pP (W ∗) = 1}
A solution to Problem 4 can be easily obtained on the base of a solution W ∗ to Problem 5 by the following
observation. W ∗ can be partitioned in a disjoint union of circuits C∗1 , C∗2 , . . . , C∗k . Furthermore, by modularity
of the parity function pP and the fact that pP (W ∗) = 1, we have 1 = pP (W ∗) =
∑k
i=1 pP (C∗i ). As the parity of
each circuit is in {−1, 0, 1} we have that there is some index i ∈ {1, 2, . . . , k} with pP (C∗i ) = 1. From C∗i ⊂W ∗
follows that λ∗B(C∗i ) ≤ λ∗B(W ∗). By optimality of W ∗ for Problem 5 we thus have λ∗B(C∗i ) = λ∗B(W ∗) and by
the fact that Problem 5 is a relaxation of Problem 4 follows that C∗i is an optimal solution for Problem 4.
More generally, the above reasoning shows that minimal solutions of Problem 5 correspond to solutions of
Problem 4 and vice versa.
We finally show how Problem 5 can be solved by a dynamic programming approach that we realize as a
sequence of shortest path problems on an auxiliary graph G′ = (V ′, E′, λ′) with positive arc lengths λ′ which
is defined as follows. Let P be a shortest path from s to t in G and we denote by |P | the length of the path
which is the number of arcs used in P . V ′ consists of |V ∗| · (B + 1) · (2|P | + 1) vertices that we denote in
the following way V ′ = {v∗b,p | v∗ ∈ V ∗, b ∈ {0, 1, . . . , B}, p ∈ {−|P |,−|P |+ 1, . . . , |P |}. The set of arcs E′ is
defined by E′ = E′0 ∪ E′1,= ∪ E′1,+ ∪ E′1,− ∪ E′2,= ∪ E′2,+ ∪ E′2,− with
• E′0 = {(v∗b,p, v∗b−1,p) | v∗b,p ∈ V ′, b ∈ {1, 2, . . . , B}, p ∈ {−|P |,−|P |+ 1, . . . , |P |}}
• E′1,= = {(u∗b,p, v∗b,p) | (u∗, v∗) ∈ E∗ \ (PD ∪ PDR ), b ∈ {0, 1, . . . , B}, p ∈ {−|P |,−|P |+ 1, . . . , |P |}}
• E′1,+ = {(u∗b,p, v∗b,p+1) | (u∗, v∗) ∈ PD, b ∈ {0, 1, . . . , B}, p ∈ {−|P |,−|P |+ 1, . . . , |P | − 1}}
• E′1,− = {(u∗b,p, v∗b,p−1) | (u∗, v∗) ∈ PDR , b ∈ {0, 1, . . . , B}, p ∈ {−|P |+ 1,−|P |+ 2, . . . , |P |}}
• E′2,= = {(u∗b1,p, v∗b2,p) | (u∗, v∗) ∈ E∗ \ (PD ∪ PDR ), b1 ∈ {c∗(u∗, v∗), c∗(u∗, v∗) + 1, . . . , B}, b2 = b1 −
c∗(u∗, v∗), p ∈ {−|P |,−|P |+ 1, . . . , |P |}}
• E′2,+ = {(u∗b1,p, v∗b2,p+1) | (u∗, v∗) ∈ PD, b1 ∈ {c∗(u∗, v∗), c∗(u∗, v∗) + 1, . . . , B}, b2 = b1 − c∗(u∗, v∗), p ∈{−|P |,−|P |+ 1, . . . , |P | − 1}}
• E′2,− = {(u∗b1,p, v∗b2,p−1) | (u∗, v∗) ∈ PDR , b1 ∈ {c∗(u∗, v∗), c∗(u∗, v∗) + 1, . . . , B}, b2 = b1 − c∗(u∗, v∗), p ∈{−|P |+ 1,−|P |+ 2, . . . , |P |}}.
We define a function η : V ′ ∪ (E′ \ E′0) → V ∪ E that maps elements of G′ to corresponding elements in
G∗ in the following way.
η(v∗b,p) = v
∗ ∀v∗b,p ∈ V ′
η(v∗b1,p1 , u
∗
b2,p2
) = (v∗, u∗) ∀(v∗b1,p1 , u∗b2,p2) ∈ E′ \ E′0
The length λ′ : E′ → {0, 1, . . . } is defined as follows.
λ′(e′) =
{
0 if e′ ∈ E′0 ∪ E′2,= ∪ E′2,+ ∪ E′2,−
λ∗(η(e′)) if e′ ∈ E′1,= ∪ E′1,+ ∪ E′1,−
We now define a correspondence between walks in G′ and walks in G∗ by extending the function η in the
following way. Let u∗b1,p1 , v
∗
b2,p2
∈ V ′, W ′ be a walk in G′ from u∗b1,p1 to v∗b2,p2 and (e′1, e′2, . . . , e′k) the suite of
edges corresponding to the walk W ′. Furthermore, let I = {i ∈ {1, 2, . . . , k} | e′i ∈ E′ \E0}. The walk η(W ′)
in G′ is defined to go along the edges (η(e′i))i∈I . It is easy to verify that η(W
′) is effectively a walk (from
u∗ to v∗) in G∗ and satisfies pP (η(W ′)) = p2 − p1. We associate to the walk W ′ a set R(W ′) ⊂ E defined
by R(W ′) = {e ∈ E | ∃i ∈ I with e′i ∈ E′2,= ∪ E′2,+ ∪ E′2,− and eD = η(e′i)}. By construction of G′ we have
c(R(W ′)) ≤ b1 − b2 6. Therefore, for any path W ′ in G′, the set R(W ′) is an interdiction set. Furthermore,
we have λ∗b1−b2(η(W
′)) ≤ λ′(W ′) because by setting the length of the arcs R(W ′)D in G∗ to zero, the length
of η(W ′) is smaller or equal than λ′(W ′) 7.
In particular, if the walk W ′ goes from v∗B,0 to v
∗
0,1 for some v
∗ ∈ V ∗, we then have that η(W ′) is a
closed walk in G∗ with pP (η(W ′)) = 1 and satisfying λ∗B(η(W
′)) ≤ λ′(W ′). Conversely, for every circuit
C∗ in G∗ satisfying pP (C∗) = 1, we can find a corresponding path P ′ in G′ with λ′(P ′) = λ∗B(C
∗) in the
following way. Let (e∗1, e
∗
2, . . . , e
∗
k) be a suite of arcs in E
∗ corresponding to the circuit C∗ and v∗ ∈ V ∗ be
6When η(W ′) corresponds to a path or a circuit, this relation is always satisfied with equality.
7Here too, in case that η(W ′) corresponds to a path or a circuit, we have λ∗b1−b2 (η(W
′)) = λ′(W ′).
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the vertex corresponding to the tail of e∗1. Let I ⊂ {1, 2, . . . , k} be a set satisfying
∑
i∈I c
∗(e∗i ) ≤ B and
λ∗B(C
∗) =
∑
i∈I λ
∗(e∗i ).
The path P ′ will be defined by its corresponding suite of arcs (e′1, e
′
2, . . . , e
′
k′) as follows. We set k
′ =
k+B−∑i∈I c∗(e∗i ). P ′ starts at the vertex v∗B,0. The path P ′ will be defined by adding edges step by step.
For i ∈ {1, 2, . . . , k} let e∗i = (u∗, v∗) and u∗b,p be the endpoint of the currently constructed path. If i ∈ I,
we set e′i = (u
∗
b,p, v
∗
b−c∗(e∗i ),p+pP (e∗i )) and otherwise e
′
i = (u
∗
b,p, v
∗
b,p+pP (e∗i )
). For i ∈ {k + 1, k + 2, . . . , k′}, we
set e′i = (v
∗
k′−i+1,1, v
∗
k′−i,1). It is easy to verify that P
′ is effectively a path in G′ with η(P ′) = C∗ satisfying
λ′(P ′) = λ∗B(C
∗).
Let v∗ ∈ V ∗ be some fixed vertex and P ′ be a shortest path from v∗B,0 to v∗0,1. The discussion above shows
that η(P ′) is a solution to the following problem.
Problem 6.
argmin{λ∗B(W ∗) |W ∗closed walk in G∗containing vertex v∗and satisfying pP (W ∗) = 1}
Solving Problem 6 for all vertices v∗ ∈ V ∗ will solve Problem 5. However, as a walk solving Problem 5 will
pass at least once by an arc e′ with η(e′) ∈ PD it suffices to solve Problem 6 for all vertices in G∗ having
at least one outgoing edge contained in PD. Therefore, it suffices to solve |P | instances of Problem 6 to get
a solution to Problem 5. Notice that solving the network interdiction problem with the above algorithm for
some budget B, solves also the interdiction problems for all budgets B′ < B. This solution can be obtained
in an analogue manner as for the case with budget B by looking in G′ at walks from v∗B,0 to v
∗
B−B′,1.
Applying Dijkstra’s algorithm for shortest paths to solve the subproblems of Problem 6, the algorithm
introduced above to solve Problem 5 gets an overall complexity of O(B|P |2n log(nB)). Because of the special
structure of the network G′ it is easy slightly improve the running time by handling the vertices in Dijkstra’s
algorithm level by level with respect to the remaining budget, i.e., we handle all vertices corresponding to a
budget B first (always taking the one with the smallest label as usual), then all with budget B − 1 and so
on. When looking for the vertex with the smallest label, we only have O(n) candidates instead of O(nB).
This allows to reduce the running time to O(B|P |2n log(n)). By reversing the roles of budget and length in
the proposed algorithm, one can replace B in the above running times by νmaxB (G).
Notice that the proposed method can be slightly simplified (without influencing the above running time
bounds) allowing for the parity only to take values in {−d |P |2 e,−d |P |2 e+1, . . . , d |P |2 e} instead of {−|P |,−|P |+
1, . . . , |P |} as every circuit in G∗ with parity equal to one contains no subpath with a parity not contained
in this range because it would not be possible to come back to parity one without going two times through
a same vertex.
The formulation of Problem 6 as a shortest path problem on G′ is essentially a dynamic programming
realization of a multi-objective shortest path problem with the three objectives budget, length and parity on
a graph G defined as follows. The graph G = (V ∗, E) is obtained from the graph G∗ = (V ∗, E∗) by doubling
every arc. For every arc eD ∈ E∗, we denote by e1, e2 the two corresponding parallel arcs in E. To every
arc in E we associate a parity value, a length and a budget value. The parity value of e1 and e2 is set to
pP (e). The length of e1 is equal to u(e) and the length of e2 is set to zero. Finally, the budget value is set
to zero for e1 and to c(e) for e2. Therefore, the arcs in E indexed by one correspond to non-removed arcs
and the ones indexed by two correspond to removed arcs. For some fixed vertex v∗ ∈ V ∗, a closed walk in G
containing v, having parity equal to one, a budget value bounded by B and with minimal length among all
those closed walks corresponds exactly to a solution to Problem 6.
5 Incorporating vertex interdiction and vertex capacities
Let G = (V,E, u, s, t, c) be an interdiction network. In this section we show how vertex interdiction and
vertex capacities can be incorporated in the algorithm of the previous section. We begin by introducing the
possibility of vertex interdiction and observe afterwards how vertex capacities can be added to the model. The
role of the dual network G∗ will be replaced by a modified dual G˜∗ which allows to model vertex interdiction
basically as arc interdiction. This technique was used in [10] for modelling vertex capacities in planar flow
problems. As we will see in this section, this model can also be used for modelling vertex interdiction. The
modified dual we present in this section and extend in the next one is slightly different from the one presented
in [10], using some less artificially added vertices.
8
The modified dual network G˜∗ = (V˜ ∗, E˜∗, λ˜∗, c˜∗) is an extended version of G∗ = (V ∗, E∗, λ∗, c∗) with
additional vertices and arcs defined as follows. For every vertex v ∈ V we denote by f∗(v) the face of G∗
corresponding to v. Similarly, for every v∗ ∈ V ∗ we denote by f(v∗) the face of G corresponding to v∗. The
network G˜∗ consists of the vertices V ∗ and contains an additional vertex for every face of G∗. Because of
the one-to-one relation between faces in G∗ and vertices in G we set V˜ ∗ = V ∗ ∪ V . The arc set E˜∗ is defined
by E˜∗ = E∗ ∪ E˜V where E˜V contains the two arcs (v, v∗) and (v∗, v) for every pair of v ∈ V and v∗ ∈ V ∗,
where f(v∗) is a face adjacent to v (c.f. Figure 3). The length function λ˜∗ is an extension of λ∗ on the arcs
E˜∗ giving a value of ∞ to all arcs in E˜V (or simply a high finite value assuring that the arc is never used in
following applications of shortest path algorithms). Furthermore, the modified interdiction cost function c˜∗
is an extension of c∗ on the arcs in E˜∗ defined as follows.
c˜∗(e∗) = c∗(e∗) ∀e∗ ∈ E∗
c˜∗(v, v∗) = 0 ∀(v, v∗) ∈ E˜V ∩ V × V ∗
c˜∗(v∗, v) = c(v) ∀(v∗, v) ∈ E˜V ∩ V ∗ × V
For some subset of arcs U˜∗ ⊂ E˜∗ we define their reduced cost in G˜∗ with respect to the budget B by
λ˜∗B(U˜∗) := min{
∑fe∗∈fU∗\X∗ λ˜∗(e˜∗) | X∗ ⊂ U˜∗,∑fe∗∈X∗ c˜∗(e˜∗) ≤ B}. The main idea of this model lies in the
following correspondence between interdiction sets in G and s-t separating counterclockwise circuits in G˜∗.
Theorem 4.
i) For every interdiction set R ⊂ V ∪ E with respect to the budget B, there is an s-t separating counter-
clockwise circuit C˜∗ in G˜∗ satisfying λ˜∗B(C˜∗) ≤ νmax(G \R).
ii) For every s-t separating counterclockwise circuit in G˜∗ and every budget B, there is an interdiction set
R ⊂ V ∪ E with respect to B satisfying νmax(G \R) ≤ λ˜∗B(C˜∗).
Proof. Let R ⊂ V ∪E be an interdiction set with respect to some fixed budget B and U ⊂ E be a set of arcs
corresponding to a minimum s− t cut in G \R. As there is no path from s to t in the graph G \ (R∪U), it is
easy to see (by means of the Jordan curve theorem) that there is an s-t separating counterclockwise circuit
C˜∗ in G˜∗ consisting only of arcs which are either adjacent to vertices in R or are dual arcs of arcs contained
in R or U . We therefore have as desired λ˜∗B(C˜
∗) ≤ νmax(G \R).
Conversely let C˜∗ be an s-t separating counterclockwise circuit in G˜∗ satisfying λ˜∗B(C˜∗) < ∞ (when the
reduced dual length is equal to ∞, the result follows trivially). Let U˜∗ ⊂ E˜∗ be a solution of
argminfX∗⊂fC∗ {
∑
fe∗∈fC∗\fX∗
λ∗(e∗) | c˜∗(X˜∗) ≤ B} .
By definition of the reduced dual length we have λ˜∗B(C˜∗) = λ˜∗(C˜∗ \ U˜∗). Let VfC∗ be the subset of vertices
in V through which the circuit C˜∗ passes and let U∗ = U˜∗∩E∗. Because of λ˜∗B(C˜∗) <∞ we have that all arcs
of C˜∗ entering in one of the vertices in VfC∗ are contained in U˜∗. The cost of U˜∗ can therefore be reformulated
as follow.
c˜∗(U˜∗) = c∗(U∗) + c(VfC∗)
Let U = {e ∈ E | eD ∈ U∗} and we define R = VfC∗ ∪ U . By the above equation and the definition of U˜∗ we
have c(R) = c∗(U∗) + c(VfC∗) = c˜∗(U˜∗) ≤ B showing that R is an interdiction set with respect to the budget
B. Let E∗fC∗ = C˜∗ ∩E∗ and EfC∗ = {e ∈ E | eD ∈ E∗fC∗}. The fact that C˜∗ is a counterclockwise, s-t separating
circuit implies that there is no path from s to t in G \ (VfC∗ ∪ EfC∗). Therefore, removing the arcs EfC∗ \ U
from G \R destroys all paths from s to t implying νmax(G \R) ≤ u(EfC∗ \ U). The result is finally obtained
by observing that u(EfC∗ \ U) = λ˜∗(C˜∗ \ U˜∗) = λ˜∗B(C˜∗).
Theorem 4 implies that the problem of finding by how much the value of a maximum flow can be reduced
through interdiction reduces to finding an s-t separating counterclockwise circuit with minimal reduced value
9
Figure 3: Topology of the auxiliary graph (V˜ ∗, E˜∗) used for modeling vertex
interdiction.
in G˜∗. Furthermore, the proof of Theorem 4 shows how one can transform such a circuit to an optimal
interdiction set.
For characterizing s-t separating counterclockwise circuits, we introduce an adapted version of the parity
function. As in the previous section, let P be a path in G from vertex s to vertex t. Because in the graph
G˜∗ it is possible to cross P at a vertex, we have to take this possibility into account in the parity function.
We therefore define a parity function p˜P which is an extension of pP on the subsets of E˜∗ in the following
way. For every vertex v ∈ V \ {s, t} which lies on the path P and every arc (v, v∗) ∈ E˜∗ which leaves P on
the left side, we set p˜P (v, v∗) = 1. Similarly, for every vertex v ∈ V \ {s, t} on P and every arc (v∗, v) ∈ E˜∗
which enters P from the left side we set p˜P (v∗, v) = −1. For all other edges in E˜∗ we set p˜P = 0. Finally, for
any set U˜∗ ⊂ E˜∗ we define its parity by p˜P (U˜∗) =
∑fe∗∈fU∗ p˜P (e˜∗). As in the previous section, we have, by
this definition of p˜P , that a circuit C˜∗ in G˜∗ has the properties to be counterclockwise s-t separating if and
only if p˜P (C˜∗) = 1.
Applying the techniques of the previous section to the modified dual G˜∗ allows therefore to solve network
interdiction problems on planar graphs with a single source and sink and with the possibility to interdict arcs
and vertices. The asymptotic worst case complexity stays the same as in the previous section because the
size of the graph G˜∗ is only at most a constant factor larger than G∗, and the same is true for the number
of times Problem 5 has to be solved.
Upper capacities on the vertices can be introduced in the same way as shown in [10] by slightly modifying
the network G˜∗ as follows. Suppose that some vertex v ∈ V has an upper capacity u(v) ∈ {1, 2, . . . }. Let
V ∗v = {v∗ ∈ V ∗ | (v∗, v) ∈ E˜∗}. For every v∗ ∈ V ∗v , an additional arc from v∗ to v is added with interdiction
cost∞ and capacity u(v). For a justification of this construction in the case without interdiction (respectively
by setting B = 0), see [10]. Theorem 4 remains true for the modified network modelling vertex capacities.
This can be proven in an analogue way as for the case without vertex capacities. To simplify further results,
we consider in the following only flow networks without vertex capacities. Vertex capacities can easily be
added by the above construction.
The method presented in the next section to solve the network flow security problem on networks with
multiple sources and sinks differs significantly from the approach presented in Section 4.2. Therefore the
model presented in this section does not apply directly to this case. We will see in the next section how the
model for vertex interdiction can be adapted (the adaption for vertex capacities will be analogue).
6 Pseudo-polynomial algorithm for network flow security
In this section we propose a pseudo-polynomial algorithm for the network flow security problem on planar
graphs with multiple sources and sinks where the sum of the demands is equal to the sum of the supplies
and equal to the maximum flow. The method is inspired by an algorithm introduced in [14] for testing if all
demand can be satisfied in a planar flow problem with multiple sources and sinks. We will therefore begin
with a short summary of this maximum flow algorithm for planar graphs in Subsection 6.1. Our algorithm
for network flow security will be introduced in Subsection 6.2 restricted to the case without vertex removals.
10
This restriction will be lifted in Subsection 6.3 by adapting the modelling idea of Section 5.
6.1 Maximum flow algorithm of Miller and Naor
In this section we briefly present an algorithm introduced in [14] for testing if all demands can be satisfied
in a flow problem with multiple sources and sinks such that the sum of all demands equals the sum of all
supplies. Let G = (V,E, l, u, S, T, d) be a planar flow network with lower and upper limits on the capacities
designated by l and u, with source set S ⊂ V and sink set T ⊂ V \ S and with demand/supply function d
satisfying −d(S) = d(T ). A flow in G is called saturating if it satisfies all demands. The problem we want to
solve is the following.
Problem 7. Does there exist a saturating flow in G?
In a first step, the problem is reduced to a circulation problem on a network Ĝ, which is the problem
of finding a flow in a network with lower and upper capacities on the arcs but without sources and sinks.
The network Ĝ = (V̂ = V, Ê, l̂, û) is defined as follows. Let T ′ be an undirected tree over the vertices in V
that spans the sources and sinks and that can be added to G without destroying planarity. For every edge
{v, u} ∈ T ′ we denote by VT ′(v, u) ⊂ V the set of vertices connected to vertex v in T ′ \ {v, u}. We orient the
edges in T ′ to obtain T in the following way. For {v, u} ∈ T ′ we orient the edge from v to u if d(VT ′(v, u)) ≥ 0,
otherwise we orient the edge from u to v. The set Ê is defined to be E∪T . Furthermore, the lower and upper
capacities l̂ and û are extensions of l and u on the set Ê defined by l̂(v, u) = û(v, u) = d(VT ′(v, u)) ∀(v, u) ∈ T .
As noted in [14] we have the following theorem.
Theorem 5. There exists a saturating flow in G ⇔ there exists a circulation in Ĝ.
A circulation in a planar flow network can be computed by solving shortest path problem in its dual in the
following way. Let Ĝ∗ = (V̂ ∗, Ê∗, λ̂∗) be the dual network of Ĝ as defined in Section 4, with the difference
that we have no dual costs ĉ∗ as we deal with a standard flow network and not an interdiction network. Let
r̂∗ ∈ V̂ ∗ be an arbitrary vertex in Ĝ∗ and for v̂∗ ∈ V̂ ∗ let µ(v̂∗) be the distance of a shortest path from r̂∗ to
v̂∗ (with respect to the length λ̂∗). In [14] the following theorem was proven.
Theorem 6. There exists a circulation in Ĝ ⇔ Ĝ∗ has no negative circuits.
In this case, a circulation can be obtained in the following way. Let (v̂, û) ∈ Ê and (v̂∗, û∗) = (v̂, û)D its
corresponding dual arc. A circulation can finally be defined by assigning a flow equal to max{0, µ(û∗)−µ(v̂∗)}
to each arc (v̂, û) ∈ E˜.
6.2 Network security on planar graphs with multiple sources and sinks
Let G = (V,E, l, u, S, T, d, c) be a planar interdiction network satisfying −d(S) = d(T ) and without vertex
removal. Let (V̂ , Ê, l̂, û) be the auxiliary network corresponding to (V,E, l, u, S, T, d) as defined in Section 6.1.
We extend this auxiliary network to Ĝ = (V̂ , Ê, l̂, û, ĉ) where ĉ is an extension of c on the set Ê, satisfying
ĉ(ê) = ∞ ∀ ê ∈ Ê \ E. Let Ĝ∗ = (V̂ ∗, Ê∗, λ̂∗, ĉ∗) be its corresponding dual network as defined in Section 4.
Using Theorem 6 we can formulate a problem on Ĝ∗, which is equivalent to Problem 2 for G, as follows.
Problem 8. Does there exist a circuit Ĉ∗ in Ĝ∗ with λ̂∗B(Ĉ∗) < νmax(G)?
The circuit with minimum reduced cost can be found by similar techniques as the ones presented in
Section 4 with the differences that we do not have to take parity into account and that we have to use a
shortest path algorithm, which can deal with negative arc lengths. A simple implementation would be first
to determine shortest paths for all pairs of vertices in Ĝ. By using an algorithm presented in [5] this can be
done in O(n2 log3 n) time. To check if there is a circuit with negative reduced value in Ĝ∗ going through some
fixed vertex v̂∗ ∈ V̂ ∗, a shortest path in an auxiliary network as described in Section 4 will be determined.
This can be done by determining the shortest paths from some initial vertex to all others by proceeding level
by level with respect to the remaining budget using at each level information of the preprocessing step. Over
the B budget levels, this can be done in O(Bn2) time. By simply performing this operation for all possible
start vertices, we get a running time of O(Bn3). By reversing the roles of budget and length, we can get
an algorithm with running time O(νmaxB (G)n3). We expect that this running time can even be improved by
exploiting more deeply the structure of the auxiliary graph.
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6.3 Generalization to the case with vertex interdiction
Let G = (V,E, l, u, S, T, d, c) be a planar interdiction network satisfying −d(S) = d(T ) and allowing arc
and vertex removal (except for sources and sinks). As in the case without vertex removal, we begin by
reformulating the problem as an interdiction problem for circulations. Let Ĝ = (V̂ = V, Ê, l̂, û, ĉ) be the
auxiliary graph as defined in Section 6.2 and as before we denote by T = Ê \ E the added tree arcs. We
now discuss how arc and vertex removal in G can be translated to Ĝ such that Theorem 5 remains valid for
the resulting networks. As already exploited in Section 6.2, removing an arc of G corresponds to removing
the same arc in Ĝ. However, vertex removal cannot be translated in such a direct way as the arcs in Ê \ E
are auxiliary arcs which should not be removed by a vertex removal. For any interdiction set R ⊂ V ∪ E,
we denote by Ĝ(R) the graph obtained from Ĝ by removing all arcs contained in R and all arcs in E being
adjacent to a vertex in R. We have the following relation.
Theorem 7. For any interdiction set R of G we have the following equivalence.
There is a saturating flow in G \R⇔ there is a circulation in Ĝ(R).
Proof. Let G(R) be the network obtained from G by removing all arcs in R and all arcs adjacent to vertices
in R. We trivially have that there is a saturating flow in G \ R if and only if there is a saturating flow
in G(R). The network Ĝ(R) can easily be obtained from G(R) by applying the construction introduced in
Section 6.1. Applying Theorem 5 proves finally the claim.
By a classical characterization for feasibility of circulation problems (see [1]) the following theorem follows.
Theorem 8. For any interdiction set R in G we have:
There exists no circulation in Ĝ(R) ⇔ there exists a cut in Ĝ(R) with value < 0.
Furthermore, as the arcs contained in a cut can be partitioned in groups of arcs corresponding to elementary
cuts, we have that there is a cut in Ĝ(R) with value strictly less than zero exactly when there is an elementary
cut in Ĝ(R) with value strictly less than zero. In the following, we show how the problem of finding an
interdiction set R and an elementary cut in Ĝ(R) with negative value can be mapped onto a modified dual
network of G. Let G˜∗ = (V˜ ∗, E˜∗, λ˜∗, c˜∗) be the modified dual network for the network Ĝ as introduced in
Section 5 8. Analogously as in Section 5, we use the notations V˜ ∗ = V ∪ V̂ ∗ and E˜∗ = Ê∗∪ E˜V . We associate
with every circuit C˜ ∈ G˜ a modified reduced length γ˜∗B(C˜) defined as follows. Let V IeC∗ ⊂ V be all the vertices
of V which are surrounded in counterclockwise sense by the circuit C˜∗ in the graph G˜∗ and let VeC∗ ⊂ V IeC∗ be
the vertices of V on the circuit C˜∗. T +eC∗ respectively T −eC∗ denote the set of arcs in T going out respectively
entering the set V IeC∗ in Ĝ and being adjacent to one of the vertices in V eC∗ , i.e.,
T +eC∗ = T ∩ ω+bG(V IeC∗) ∩ ω+bG(VeC∗) ,
T −eC∗ = T ∩ ω−bG(V IeC∗) ∩ ω−bG(VeC∗) .
We finally define
γ˜∗B(C˜∗) = λ˜∗B(C˜∗) + û(T +eC∗)− l̂(T −eC∗) . (1)
The following theorem shows how the adapted reduced cost can be used to reformulate the interdiction
problem.
Theorem 9. Let B be a fixed budget. The following statements are equivalent.
i) There exists an interdiction set R in Ĝ such that there exists an elementary cut [V ′, V \ V ′] in Ĝ(R)
with ν bG(R)([V ′, V \ V ′]) < 0.
ii) There exists a circuit C˜∗ in G˜∗ with γ˜∗B(C˜∗) < 0.
8Using the notation
ebG∗ instead of eG∗ would be more consistent. To simplify notations we chose the second form.
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Proof. Let R be an interdiction set in Ĝ and [V ′, V \V ′] be an elementary cut in Ĝ(R) with strictly negative
value. We partition the set R into R = VR ∪ ÊR with VR = R∩ V and ÊR = R∩ Ê. Let U+ = T ∩ω+bG(V ′)∩
ω+bG(VR) respectively U− = T ∩ ω−bG(V ′)∩ ω−bG(VR) the subset of arcs in T going out respectively entering into
the set V ′ and being adjacent to vertices in VR. Furthermore let W = ω+bG\R(V ′ \ R). The value of the cut
[V ′, V \ V ′] in Ĝ(R) can be rewritten in the following way.
ν
bG(R)([V ′, V \ V ′]) = û(W ) + û(U+)− l̂(U−)
Notice that in the network Ĝ \ (R ∪ W ), there is no path from V ′ to vertices in V \ V ′. This implies
that we can find a counterclockwise circuit C˜∗ in G˜∗ consisting only of dual arcs of arcs in ÊR ∪W and of
arcs being adjacent to vertices in VR. Such a circuit furthermore satisfies V IeC∗ = V ′. This implies U+ = T +eC∗
and U− = T −eC∗ . By a reasoning identical to the one in Section 5 we have λ˜∗B(C˜∗) ≤ û(W ) implying finally
γ˜∗B(C˜∗) ≤ ν bG(R)([V ′, V \ V ′]) < 0.
Conversely let C˜∗ be a circuit in G˜∗ with γ˜∗B(C˜∗) < 0. We will show how to find an interdiction set R
and a cut [V ′, V \ V ′] in Ĝ(R) with ν bG(R)([V ′, V \ V ′]) < 0. The existence of such a cut implies directly the
existence of an elementary cut satisfying the claim. We set V ′ = V IeC∗ and VR = VeC∗ . As before by defining
U+ = T ∩ω+bG(V ′)∩ω+bG(VR) and U− = T ∩ω−bG(V ′)∩ω−bG(VR) we have U+ = T +eC∗ and U− = T −eC∗ . Let Ê∗eC∗ ⊂ Ê∗
be the subset of all arcs in Ê∗ which are contained in the circuit C˜∗, this corresponds to the set of all arcs in
C˜∗ that are not adjacent to a vertex in VR. Furthermore we define ÊeC∗ = {ê ∈ Ê | êD ∈ Ê∗eC∗}. The minimal
value of the cut [V ′, V \ V ′] in Ĝ(R) with respect to the interdiction set R can be reformulated as follows.
min
R⊂V ∪ bE:bc(R)≤B ν
bG(R)([V ′, V \ V ′]) ≤ minbER⊂ bE:bc( bER)≤B−bc(VR) ν
bG(VR∪ bER)([V ′, V \ V ′])
= ν bGB−bc(VR)(EeC∗) + û(U+)− l̂(U−)
= λ˜∗B−bc(VR)(Ê∗eC∗) + û(U+)− l̂(U−)
(2)
Note that we have furthermore λ˜∗B−bc(VR)(Ê∗eC∗) = λ˜∗B(C˜). This comes from the facts that all arcs e˜∗ ∈
C˜∗\E˜∗eC∗ satisfy λ˜∗(e˜∗) =∞ and thus have to be interdicted in the calculation of λ˜∗B(C˜) and that c˜∗(C˜∗\E˜∗eC∗) =
c(VR) as already seen in Section 5. Further developing Equation 2 by using this relation, the definition of γ˜∗B
and U+ = T +eC∗ , U− = T −eC∗ we finally get
min
R⊂V ∪ bE:bc(R)≤B ν
bG(R)([V ′, V \ V ′]) ≤ γ˜∗B(C˜∗) < 0
proving the claim.
In the next step, we introduce a new length function χ˜∗ : E∗ → Z ∪ {∞}, which is a slight adaption of λ˜∗
and satisfies χ˜∗B(C˜∗) = γ˜∗B(C˜∗) for every circuit C˜∗ in G˜∗, where χ˜∗B is the reduced length with respect to χ˜∗
and the budget B. Such a length function allows us to solve the network security problem on G as in the
previous sections by looking for a circuit in G˜∗ with negative reduced length with respect to χ˜∗.
Let C˜∗ be a circuit in G˜∗. For every arc e˜∗ ∈ Ê∗ we set χ˜∗(e˜∗) = λ˜∗(e˜∗). The value of χ˜∗ on the arcs in
E˜V will be defined such that for each circuit C˜∗ in G˜∗ and each vertex v ∈ V the following equality will be
satisfied.
χ˜∗(C˜∗ ∩ ω eG∗(v)) = λ˜∗(C˜∗ ∩ ω eG∗(v)) + û(T +eC∗ ∩ ω eG∗(v))− l̂(T −eC∗ ∩ ω eG∗(v)) (3)
Summing the above equation over all vertices on the circuit C˜∗ gives χ˜∗(C˜∗∩ E˜V ) = λ˜∗(C˜∗∩ E˜V )+ û(T +eC∗)−
l̂(T −eC∗), which implies the desired property χ˜∗B(C˜∗) = γ˜∗B(C˜∗) ∀ C˜∗ circuit in G˜∗. In the following, we define
χ˜∗ on the arcs E˜V in such a way that Equation 3 is satisfied.
For all arcs ê∗ ∈ E˜V adjacent to a vertex in S ∪ T we set χ˜∗(e˜∗) = λ˜∗(e˜∗) = ∞. This ensures that
Equation 3 is satisfied for all v ∈ S ∪T . Let v ∈ V \ (S ∪T ), T +(v) be all arcs in T going out of v, T −v be all
arcs in T entering v, T (v) = T +v ∪ T −v and let E˜Vv be the set of all arcs in E˜V adjacent to v. Furthermore,
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let e˜∗v be an arbitrary fixed arc in E˜
V
v . We denote by H the (geometric) graph (V˜
∗, E˜∗ ∪ T ) obtained by
adding the arcs T to the planar graph (V˜ ∗, E˜∗). For e˜∗1, e˜∗2 ∈ E˜Vv , we define Tv(e˜∗1, e˜∗2) to be the set of all arcs
in Tv that are traversed in H when going in counterclockwise sense from e˜∗1 around v to e˜∗2. Furthermore, let
T +v (e˜∗1, e˜∗2) respectively T −v (e˜∗1, e˜∗2) be the arcs in Tv(e˜∗1, e˜∗2), that are entering respectively going out of v. To
simplify notations, we define α(e˜∗1, e˜
∗
2) = û(T +v (e˜∗1, e˜∗2))− l̂(T −v (e˜∗1, e˜∗2)). Finally we define for e˜∗ ∈ E˜Vv
χ˜∗(e˜∗) =
{
λ˜∗(e˜∗) + α(e˜∗, e˜∗v) if e˜
∗ enters v
λ˜∗(e˜∗)− α(e˜∗, e˜∗v) if e˜∗ leaves v .
Let C˜∗ be a circuit in G˜∗ and v ∈ V a vertex though which C˜∗ passes. We denote by e˜∗in respectively e˜∗out
the incoming and outgoing arc of C˜∗ with respect to the vertex v. Using the introduced notation, Equation 3
can be rewritten as
χ˜∗(e˜∗in) + χ˜
∗(e˜∗out) = λ˜
∗(e˜∗in) + λ˜
∗(e˜∗out) + α(e˜
∗
in, e˜
∗
out) . (3
′)
Applying furthermore the definition of χ˜∗ in Equation 3′, we finally have to prove the following proposition.
Proposition 2.
α(e˜∗in, e˜
∗
v)− α(e˜∗out, e˜∗v) = α(e˜∗in, e˜∗out)
Proof. We distinguish two cases describing two possible constellations of the arcs e˜∗v, e˜
∗
in, e˜
∗
out around the
vertex v. When going in counterclockwise sense around v beginning at e˜∗in, these arcs are either encountered
in the order (e˜∗in, e˜
∗
out, e˜
∗
v) or (e˜
∗
in, e˜
∗
v, e˜
∗
out).
Case 1: (e˜∗in, e˜
∗
out, e˜
∗
v)
The result follows immediately by the definition of α and the relations
û(T +v (e˜∗in, e˜∗out)) + û(T +v (e˜∗out, e˜∗v)) = û(T +v (e˜∗in, e˜∗v))
l̂(T −v (e˜∗in, e˜∗out)) + l̂(T −v (e˜∗out, e˜∗v)) = l̂(T −v (e˜∗in, e˜∗v)) .
Case 2: (e˜∗in, e˜
∗
v, e˜
∗
out)
With the same reasoning as in the first case we get
α(e˜∗in, e˜
∗
out)− α(e˜∗in, e˜∗v) = α(e˜∗v, e˜∗out) .
The proposition thus reduces to α(e˜∗v, e˜
∗
out) = −α(e˜∗out, e˜∗v), which follows by observing that by construction
of T and the fact that v 6∈ S ∪ T we have
û(T +v )− l̂(T −v ) = 0 .
The network security problem on G can thus be solved as in Section 6.2 by looking for a circuit C˜∗ in
G˜∗ with negative reduced length with respect to χ˜∗. If and only if such a circuit exists, it is possible to
diminish the value of a maximum flow in the network G by at least one unit given the budget B. It follows
from the proof of Theorem 9 that in this case, an interdiction strategy can be found in the same way as in
presented in Section 5. As the network G˜ used in this section is only at most a constant factor larger than the
auxiliary network used in Section 6.2, the algorithm can be implemented with a running time of O(Bn3) or,
by reversing the roles of budget and length, with a running time of O(νmaxB (G)n3). Here, too, we expect that
the running time can be improved by exploiting more deeply the structure of the network G˜ in the dynamic
programming steps.
7 Conclusions
We proposed a planarity-preserving transformation that allows to incorporate vertex removals and vertex
capacities in pseudo-polynomial interdiction algorithms for planar graphs. Additionally, a pseudo-polynomial
algorithm was introduced for the problem of determining the minimum interdiction budget needed to make
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it impossible to satisfy the demand of all sink nodes. The algorithm works on planar networks with multiple
sources and sinks where the sum of the supplies at the source nodes equals the sum of the demands at the
sink nodes. However this algorithm does not seem to extend easily to general network interdiction problems
with multiple sources and sinks. Thus, it is still not known whether network flow interdiction on planar
graphs with multiple sources and sinks is solvable in pseudo-polynomial time. We showed that the k-densest
subgraph problem on planar graphs can be polynomially reduced to a network flow interdiction problem on a
planar graph with multiple sources and sinks. The algorithms presented in this paper can easily be adapted to
the case when multiple resources are needed for removing arcs and nodes, still remaining pseudo-polynomial.
The main purpose of the algorithms presented in this paper, was to show that various interdiction problems
on planar graphs can be solved in pseudo-polynomial time. We expect however, that it should be possible
to speed up the proposed algorithms by using more elaborate techniques as for example nested dissection.
Furthermore, it would be interesting to extend the presented work to nearly planar networks as for example
networks with a bounded crossing number or genus.
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